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Abstract. In this paper, a low-complexity current-mode 
Winner-Take-All circuit (WTA) of O(n) complexity with 
logical outputs is presented. The proposed approach 
employs a Quasi-FG Inverter as the key element for 
current integration and the computing of the winning 
cell. The design was implemented in a double-poly, three 
metal layers, 0.5m CMOS technology. The circuit exhibits 
a good accuracy-speed tradeoff when compared to other 
reported WTA architectures. 
Keywords. Winner-take-all, neural networks, analog 
circuits. 
 
Resumen. En este artículo, se presenta un circuito 
“ganador toma todo” (WTA) de baja complejidad en modo 
de corriente con salidas digitales. La propuesta se basa en 
el uso de un inversor que utiliza la técnica de Quasi-FG, el 
cual, realiza una integración de corriente y el cómputo de 
la celda ganadora. El diseño fue implementado usando 
una tecnología de doble polisilicio y tres capas de metal 
para interconexión en tecnología CMOS de 0.5m. El 
circuito presenta buena precisión y velocidad en 
comparación con otras arquitecturas WTA existentes. 
Palabras clave: Ganador toma todo, redes neuronales, 
circuitos analógicos.  
 
 
1 Introduction 
A WTA is a circuit capable of identifying the highest 
value from a set of multiple input signals. Those 
circuits play an important role in the development of 
complex neural networks, fuzzy controllers and 
nonlinear systems. The first MOS WTA circuit 
introduced by Lazzaro (Lazzaro et al.), is shown in 
Figure 1. This compact circuit with current-mode 
inputs has a common connection, Vc, among cells, 
which causes the inhibitory behavior of those. The 
principle of operation can be explained as follows: 
for two different current inputs I1=Im+I and I2=Im; 
the excess of current in I1 causes a voltage 
increment of Vc in transistor T21; this voltage rises 
until I1 is totally sinked through T11. Since 
transistors share a common gate voltage, the new Vc 
voltage origins that T12 sinks I more current than I2 
does, and therefore Vo2 experiments a gradual 
decrease towards 0V approximately. This 
computation eventually produces a winner cell with a 
voltage output, Vo, different from zero. 
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Fig. 1. Lazzaro’s WTA with two cells 
 
The main drawback of Lazzaro’s approach lies 
on its low speed response. Many authors have 
proposed diverse improvements in order to obtain a 
higher processing rate; this is the case of (DeWeerth 
et al.), where a hysteresis loop is added and (Liu S. 
et al.), a common-source configuration stage 
improves the overall performance of the cell. Other 
Rank-Order Filters use voltage-mode WTA circuits 
of O(n2) complexity (Cilingiroglu U. et al.). In those 
approaches switched capacitor techniques and 
positive feedback are employed bringing interesting 
results. Nevertheless, large area and high power 
consumption, which must be avoided when 
implementing WTAs.  
A voltage mode WTA of O(n) complexity was 
proposed by Yamashita. (Yamashita et al.), Fig. 2. 
 
 
 
Fig. 2. Yamashita’s WTA cell 
 
For this WTA the potential at the Floating Gate 
(FG) inverter, F, is given by VFG=(C1Vin + C2VR)/CT, 
since C1=C2 and CTC1+C2, the VFG potential can be 
reduced to VFG=(Vin+VR)/2. The WTA cell requires 
two input voltages, a voltage ramp VR and the 
voltage input Vin. This circuit works as follows, in the 
beginning when VR=0, the VFG potential is lower than 
the threshold voltage Vth of F, in this case, every cell  
output voltage Vout is zero and the output of the NOR 
gate is a logic “high”. This condition leads to 
transistor T1 to a conducting state. When VR starts 
to rise, the cell with the largest Vin will fulfill first the 
threshold voltage Vth at the floating gate bringing a 
Vout high. In this case, the NOR gate will be zero 
leading T1 to cutoff, which guarantees a single 
winner cell. Then, transistor T2 is turned on closing 
the positive feedback loop and in this way the 
“winner” cell is latched with a logic high at the 
output. However, for many applications it is 
desirable a WTA circuit with current mode inputs, 
since in this mode the different inputs can be easily 
manipulated using Kirchoff Current Law before the 
WTA. A typical example is a Hamming Network 
which it is easier to be implemented in this mode (Li 
et al.). An important drawback of Yamashitas’s WTA 
is the external voltage ramp requirement for proper 
operation, which inevitably leads to a more complex 
circuitry. Furthermore, it has been demonstrated 
recently that real “floating” structures present 
trapped charge, which inevitably lead to an offset 
voltage at the FG with a given scattering among 
structures, unless an UV erasing technique is 
employed (Molinar-Solis et al). In this sense, the 
Quasi-FG structures present less scattering and do 
not need extra erasing steps. 
In the present work, authors introduce a current-
mode WTA cell based on a similar principle, in this 
proposed approach, the input of the WTA cell is a 
sampled current Iin and each WTA cell generates a 
voltage ramp by means of a coupling capacitance 
connected to a Quasi-FG inverter and this condition 
will produce an eventually winning cell. The paper is 
organized as follows: the operation of the proposed 
WTA cell is described in section 2; PSpice 
simulations of a five cells array and their 
corresponding experimental results are presented in 
section 3 and 4, respectively; finally, the conclusions 
are established in section 5. 
2 WTA Cell proposed 
The key element of the WTA cell is the Quasi-FG 
Inverter F, Figure 3. The transistor M1 acts as a 
switch and combined with a Nand gate N1 is the 
inhibition part of the circuit. By means of the 
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potential Vpre through diode D1 the initial condition 
on the floating gate, VFG(0), is established. This 
diode D1 is implemented with a P+ diffusion and an 
N-well. 
 
 
 
 
Fig. 3. The proposed WTA cell. 
 
 
The FG potential, VFG, for the capacitive inputs C1 
and C2, is given by: 
 
T
X
FGFG C
CVCVVV 1f2)0(   (1) 
 
Where VX is the potential at node X; C1 and C2 
exhibit a value of 0.3pF for this particular case and 
CT is the total FG capacitance including parasitics. 
The value of C1 and C2 is related with the parasitic 
capacitance calculation of the NMOS and PMOS 
transistors, commonly, C1+C20.9CT  must be fulfilled 
in order to neglect the parasitic capacitance 
contribution in (1). 
The cell works in the following manner: a clock 
signal sets the initial condition, when it is “high”, M1 
is on through the Nand gate N1 and eventually sinks 
the input current, Iin, Figure 4. SW1 is closed and 
the VFG(0) potential is fixed to GND. On the other 
hand, when the clock signal is ‘low’, M1 is off 
through N1 and the sampled current Iin begin its 
integration. At the same time, SW1 is opened fixing 
VFG(0) to a potential given by Vpre through D1. The 
total capacitance at node X neglecting parasitics is 
CX = C2C1=0.15pF and following the typical 
expression for a capacitor, the VX at this node can 
be calculated as idt/CX. For the constant current Iin, 
VX(t) can be expressed as: 
t
C
IintV
X
X )(  (2) 
 
This denotes a ramp voltage whose slope is 
proportional to the magnitude of the sampled 
current. Using (2) in (1) the slope of VFG will be given 
by: 
 
1C
Iin
dt
dVFG   (3) 
 
Thus, as the input current is integrated, the VFG 
potential will increase until the inverter threshold 
voltage Vth is reached, when this happens Vf will be 
turned to a logic “high” and a positive feedback loop 
through C1 will latch this logic value at Vf, even if VX 
is lowered afterwards by M1. 
 
 
 
 
Fig. 4. A WTA with n inputs and the inhibition 
mechanism 
 
248 Jesús Ezequiel Molinar Solís, Luis Abraham Sánchez Gaspariano, Rodolfo Zolá García Lozano et  al. 
Computación y Sistemas Vol. 14 No. 3, 2011, pp 245-252 
ISSN 1405-5546 
When connecting an N-cells array, as illustrated 
in Figure 4, there will be a winning cell whose 
potential VFG has locked its output with a “high” 
value. The rest of the cells remain inhibited and thus 
a single winner is attained. The inhibition 
mechanism is achieved through the use of the 
transistor M1 in the cell and the Nand gate N1. 
When a given cell has won, the output “low” from F 
activates the Nand gate, which, turns on the M1 
transistor of every cell. This transistor act as a 
current sink for every constant input current Iin2, 
Iin3,…etc. and in this way, the voltage VX of these 
cells do not rise any longer and consequently the 
latched cell with the “high” output at Vf, will be the 
absolute winner.  
It is important to address that Vpre must fulfill a 
value between 0 Vpre Vth+Vdrop, where Vdrop0.5V 
is a voltage drop present in D1 (Molinar-Solis et al). 
This range for Vpre helps to preserve the VFG initial 
condition bounded within 0VFG(0)Vth. Ideally the 
maximum contribution of VX to VFG is ½VDD and for 
this design, Vth = 1.2V, so, a VFG(0)0 is necessary 
in order to VFG  be able to reach Vth; in this case a 
Vpre =1V was considered. Also, VFG(0) must lie below 
Vth in order to guarantee that the output voltage, Vf, 
is initially at zero volts. Note that by switching SW1 
to GND, the circuit breaks the positive feedback loop 
and reset the latches. The switch is implemented by 
means of an NMOS transistor. 
The WTA response time is related to the input 
current magnitude, this is, the time it takes to VFG to 
reach Vth from the initial condition VFG(0). According 
to (3), this is: 
)()0( 01
1
tt
C
IinVV FGth   (4) 
 
Where t0 is the time when the integration is 
started, so if t0=0, the response time is given by t1, 
this is: 
 
in
dif
in
FGth
I
V
C
I
VVCt 111
)0(   (5) 
With Vdif = Vth-VFG(0).  
 
The WTA accuracy is related to the Quasi-FG 
inverter and Nand gate time response and when a 
given cell has won, the time associated to turn on 
M1 is crucial. If another cell also reaches Vth before 
M1 is turned on, the WTA will latch more than one 
single winner. The time response of the Quasi-FG 
inverter and the Nand gate is around 3ns, so, a 
difference in time of 8ns between de winning cell 
and the second closest cell must be fulfilled for 
proper operation. 
This difference of 8ns has implications on the 
magnitude of the input currents, if i1 is considered 
the magnitude of the input current of the winning 
cell, the second closest input current i2 must hold: 
 
difVC
ns
i
i
11
2 81
1

  
(6) 
 
From equation (5) and (6) can be noticed that the 
WTA accuracy and speed are inversely proportional.  
3 WTA simulations on PSpice 
Simulations with PSpice were realized using 0.5m 
technology parameters from MOSIS AMI foundry. A 
biasing voltage of 1.8V was employed. Different time 
domain simulations were performed. Here, a case  
with the following input currents values: 
cell1=1.05A, cell2=1A, cell3=1.32A, cell4=1.2A 
and cell5=1.45A, is presented. The different 
simulated cell outputs are presented in Figure 5a). 
All the VFG potentials are plotted such that the 
different slopes can be distinguished, Figure 5b), the 
transistors aspect ratio is presented in Table 1. 
According to the results obtained in simulation, 
an accuracy of 50nA, and a time response nearly to 
183ns, with a power consumption of 3.2W per cell 
are achieved. Note that in our proposal, the voltage 
ramp at VX is function of the input current and the C1 
capacitance, so the input current ranges for the 
circuit are limited by these two factors. The time 
response is also bounded by the input current, for 
small values, a larger time is necessary to overpass 
the threshold voltage Vth of the Quasi-FG inverter. 
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Tabla 1. Transistor sizes for a WTA cell 
 
WTA 
cell 
Transistor Aspect Ratio 
F PMOS 3m/1.5m 
NMOS 1.5m/1.5m 
INV1 PMOS 6m/1.5m 
NMOS 6m/1.5m 
M1 NMOS 2.1m/1.5m 
SW1 NMOS 1.5m/1.5m 
 
           Time
0s 100ns 200ns 300ns
V(N590638) V(Q9:d) V(Q27:d) V(Q36:d)
V(Q41:d) V(Q46:d)
0V
0.50V
1.00V
1.50V
1.83V
Clock
Winner Cell5
Other cells
 
           Time
0s 100ns 200ns
V(N590638) V(C1:2) V(C4:2) V(C7:2)
V(C9:2) V(C11:2)
0V
0.50V
1.00V
1.50V
1.83V
Cell5
Cell4
Cell3
Cell1
Cell2
Clock
Fig. 5. Time domain simulations of a five cells array using 
PSpice, a) The logic cell outputs, b) The VFG slopes 
4 Experimental Results 
A prototype chip was fabricated on AMI 0.5m 
through MOSIS, five cells were fabricated and 
tested. Figure 6. The input currents were introduced 
to each cell by using a cascode current mirror with 
aspect ratio 44:1, so, reducing the input current by 
the same factor. Thus, input currents can be easily 
handled outside the chip and introduced with an 
external current source. 
 
 
 
Fig. 6. Microphotograph of the five WTA cells 
 
In order to reduce the charge effects due to the 
oscilloscope probes and PCB parasitic 
capacitances, a digital output buffer was also 
included in the cell. This buffer consists of a chain of 
four inverters, where the first stage is aspect ratio is 
PMOS 3.6m/0.6m and the NMOS 1.5m/0.6m, 
each subsequent inverter has a larger channel width 
multiplied by a factor of three with respect the 
previous inverter. Exhaustive measurements were 
made; the WTA circuit presents a good 
performance. One of the measurements was 
considered with the same conditions as the 
simulation presented: I1=1.05A, I2=1A, I3=1.32A, 
I4=1.2A, I5= 1.45A. The circuit was tested as 
simulations with VDD=1.8V with a Clock signal of 
1MHz. From all input currents, the winning cell 
should be the number five. The output response of 
cell5 measured with a digital oscilloscope is 
presented in Figure 7a). 
The output response of cell1 after input I5, I4 
and I3 are disabled, i.e. I5=I4=I30A, is shown in 
Figure 7b). The cell1 brings correctly an output high, 
and cell2 is inhibited, afterwards I1 is disabled also, 
and cell2 brings a logic high as the new winner, 
Figure 7c). The difference between cell1 and cell2 is 
as in simulations of about 50nA. 
a) 
b) 
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Comparisons among recent different current-mode 
WTAs previously reported are shown in Table 2. Of 
those, the structures of Fish and Chieng-Cheng 
exhibit a good accuracy and response time.  
 
 
 
However, the proposed cell presents a good 
accuracy-speed trade-off and it is able to work in 
low-voltage applications. 
 
Table 2. Other recent current mode wta with digital output 
Circuit (Massari  
et al.) 
(Fish et al.) (Chieng-Cheng 
et al.) 
This work 
Voltage Supply 3.3V 3.3V 3.3V 1.8V 
Accuracy 200pA(sim.) 30nA(meas.) 20nA(sim.) 50nA(meas.) 
Response Time 2.5s 8-32ns - 480ns 
Power 
Consumption 
16.5W 
array 
87.5W per 
cell 
- 3.2W per cell 
Technology - 0.35m 0.35m 0.5m 
 
 
Fig. 7. Experimental results, a) Response of cell5, b)Response of cell1 with I5, I4 and I3 disabled, c) 
Response of cell2 after all other input currents are disabled 
 
A Low-Complexity current-mode WTA circuit based on CMOS Quasi-FG Inverters 251 
Computación y Sistemas Vol. 14 No. 3, 2011, pp 245-252 
ISSN 1405-5546 
5 Conclusion 
A novel current-mode WTA circuit for low-voltage 
applications has been introduced. Since the  
WTA core is a Quasi-FG CMOS push-pull inverter, 
the circuit is allowed to work with voltages near to 
the sum of the complementary threshold voltages 
VTN + VTP, in this case 1.8V.   
The approach makes use of a small transistor 
count per cell and the experimental measurements 
show an accuracy of 50nA despite the slow 
response. This condition could be related to parasitic 
capacitances from the printed circuit board, since an 
important difference exists when is compared with 
the simulations. The obtained electrical features can 
be compared with other recent WTA circuits 
reported. 
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